资料介绍
Table of Contents
AD5781/AD5791 Quick Start Guide
Single, 18-/20-Bit, Voltage Output DACs, SPI Interface
Features
- 7.5 nV/√Hz output noise spectral density
- <0.05 ppm/°C temperature drift
- 1 μs output voltage settling time
- 1.4 nV-sec midscale glitch impulse
- Operating temperature range: −40°C to +125°C
- 20-lead TSSOP package
- Wide power supply range of up to ±16.5 V
- 35 MHz Schmitt triggered digital interface
- 1.8 V compatible digital interface
Functional Block Diagram
Pin Configuration
Figure 2. 20-Lead TSSOP Pin Configuration
Table 1. Function Descriptions for Quick Start
Mnemonic | Description |
---|---|
INV | Inverting input connection for external amplifier. |
VOUT | Analog output voltage. |
VREFPS | Positive reference sense voltage input. Connect a voltage in the range of 5 V to VDD - 2.5 V. |
VREFPF | Positive reference force voltage input. Connect a voltage in the range of 5 V to VDD - 2.5 V. |
VDD | Positive analog supply connection. Connect a voltage in the range of 7.5 V to 16.5 V. VDD must be decoupled to AGND. |
Active low reset. Asserting this pin returns the DAC to its power-on status. | |
Active low input. Asserting this pin sets the DAC register to a user defined value and updates the DAC output. | |
Active low load DAC logic input. This is used to update the DAC register and, consequently, the analog output. | |
VCC | Digital supply. Connect a voltage in the range of 2.7 V to 5.5 V. VCC must be decoupled to DGND. |
IOVCC | Digital interface supply. Voltage range is from 1.71 V to 5.5 V. |
SDO | Serial data output. |
SDIN | Serial data input. |
SCLK | Serial clock input. Data can be transferred at clock rates of up to 35 MHz. |
Active low digital interface synchronization input. This is the frame synchronization signal for the input data. | |
DGND | Ground reference for digital circuitry. |
VREFNF | Negative reference force voltage input. Connect a voltage in the range of VSS + 2.5 V to 0 V. |
VREFNS | Negative reference sense voltage input. Connect a voltage in the range of VSS + 2.5 V to 0 V. |
VSS | Negative analog supply connection. Connect a voltage in the range of -16.5 V to -2.5 V. VSS must be decoupled to AGND. |
AGND | Ground reference for analog circuitry. |
RFB | Feedback connection for external amplifier. |
Hardware Control Pins Truth Table
Table 2. Hardware Control Pins Truth Table
/LDAC | /CLR | /RESET | Function |
---|---|---|---|
X1 | X1 | 0 | DAC in reset mode. The device cannot be programmed. |
X1 | X1 | ⇑2 | DAC is returned to its power-on state. All registers are set to their default values. |
0 | 0 | 1 | DAC register loaded with the clearcode register value and output set accordingly. |
0 | 1 | 1 | Output set according to the DAC register value. |
1 | 0 | 1 | DAC register loaded with the clearcode register value and output set accordingly. |
⇓3 | 1 | 1 | Output set according to the DAC register value. |
⇓3 | 0 | 1 | Output remains at the clearcode register value. |
⇑2 | 1 | 1 | Output remains set according to the DAC register value. |
⇑2 | 0 | 1 | Output remains at the clearcode register value. |
1 | ⇓3 | 1 | DAC register loaded with the clearcode register value and output set accordingly. |
0 | ⇓3 | 1 | DAC register loaded with the clearcode register value and output set accordingly. |
1 | ⇑2 | 1 | Output remains at the clearcode register value. |
0 | ⇑2 | 1 | Output set according to the DAC register value. |
1 X is don't care.
2 ⇑ is rising edge.
3 ⇓ is falling edge.
Input Shift Register Contents
Figure 3. Input Shift Register Contents
Table 3. Register Address Definitions
Register Address | ||||
---|---|---|---|---|
Read/Write (R/W) | C2 | C1 | C0 | Description |
X1 | 0 | 0 | 0 | No operation |
0 | 0 | 0 | 1 | Write to the DAC register |
0 | 0 | 1 | 0 | Write to the control register |
0 | 0 | 1 | 1 | Write to the clearcode register |
0 | 1 | 0 | 0 | Write to the software control register |
1 | 0 | 0 | 1 | Read from the DAC register |
1 | 0 | 1 | 0 | Read from the control register |
1 | 0 | 1 | 1 | Read from the clearcode register |
1 X = don't care.
Control Register
Figure 4. Control Register
Table 4. Control Register Functions
Bit Name | Description | |
---|---|---|
RBUF | Output amplifier configuration control. | |
Setting | Function | |
0 | Internal amplifier powered up. | |
1 (default) | Internal amplifier powered down. | |
OPGND | Output ground clamp control. | |
Setting | Function | |
0 | DAC output clamp to ground removed and DAC placed in normal mode. | |
1 (default) | DAC output clamped to ground and DAC placed in tristate mode. | |
DACTRI | DAC tristate control. | |
Setting | Function | |
0 | DAC in normal operating mode. | |
1 (default) | DAC in tristate mode. | |
BIN/2sC | DAC register coding selection. | |
Setting | Function | |
0 (default) | DAC register uses twos complement coding. | |
1 | DAC register uses offset binary coding. | |
SDODIS | SDO pin enable/disable control. | |
Setting | Function | |
0 (default) | SDO pin enabled. | |
1 | SDO pin disabled (tristate). | |
LIN COMP | Linearity error compensation for varying reference input spans. Note that the reference input span options for the AD5781 are: up to 10 V (0000) and 20 V (1100). See the AD5781 data sheet for additional details. | |
Setting | Function | |
0000 (default) | Reference input span up to 10 V. | |
1001 | Reference input span between 10 V and 12 V. | |
1010 | Reference input span between 12 V and 16 V. | |
1011 | Reference input span between 16 V and 19 V. | |
1100 | Reference input span between 19 V and 20 V. | |
R/ | Read/write select bit. | |
Setting | Function | |
0 | AD5781/AD5791 addressed for a write operation. | |
1 | AD5781/AD5791 addressed for a read operation. |
Software Control Register
Figure 5. Software Control Register
Table 5. Software Control Register Functions
Bit Name | Description |
---|---|
LDAC1 | Setting this bit to 1 updates the DAC register and, consequently, the DAC output. |
CLR2 | Setting this bit to 1 sets the DAC register to a user defined value and updates the DAC output. |
RESET | Setting this bit to 1 returns the AD5781/AD5791 to its power-on state. |
1 The LDAC function has no effect when the pin is low. Refer to Table 2 in the Hardware Control Pins Truth Table section for additional details.
2 The CLR function has no effect when the pin is low. Refer to Table 2 in the Hardware Control Pins Truth Table section for additional details.
Transfer Function
where:
VREFN is the negative voltage applied at the VREFNx input pin.
VREFP is the positive voltage applied at the VREFPx input pin.
D is the 18-bit (AD5781) or 20-bit (AD5791) code programmed to the DAC.
N is the number of bits.
Example 1: Initializing and Writing to the DAC Register
Initializing the DAC
To initialize the part,
- Because this initialization is a write to the part, set the R/ bit to a Logic 0.
- Keep the default mode for LIN COMP, SDODIS, and RBUF.
- To write in binary coding, select BIN/2sC = 1.
- Set DACTRI = 0 and OPGND = 0 to place the DAC in normal operating mode and remove the DAC output clamp to ground, respectively.
Write the following over the serial interface: 0010 0000 0000 0000 0001 0010 (R/ bit, three register address bits, 20 data bits).
See Table 6 and Figure 6.
Table 6. Bit Settings to Initialize and Write to the Part
Bit(s) | Bit Name | Setting | Description |
---|---|---|---|
23 | R/ | 0 | AD5781/AD5791 addressed for a write operation |
[22:20] | C2, C1, C0 | 010 | Write to the control register |
[9:6] | LIN COMP | 0000 | Linearity error compensation for a reference input span up to 10 V |
5 | SDODIS | 0 | The SDO pin enabled for future readings from the part |
4 | BIN/2sC | 1 | Offset binary coding |
3 | DACTRI | 0 | Place the DAC in normal operating mode |
2 | OPGND | 0 | Remove the DAC output clamp to ground |
1 | RBUF | 1 | Internal amplifier powered down |
To write in offset binary coding, set BIN/2sC = 1.
The default coding is twos complement. The same 24-bit data impacts the values that the user writes to or reads from the part in a different way depending on the coding selected. The user must verify the coding used by writing to the control register or reading back from it.
Figure 6. Initializing the Part
Writing to the DAC Register
To write a midscale code to the DAC register,
- Set R/ = 0 to select the write option from the read/write bit.
- Set C[2:0] = 001 for the correspondent register address.
- Set D[19:0], the data bits, for a midscale code.
The 24-bit data to write over the serial interface is as follows:
18-bit AD5781: 0001 1000 0000 0000 0000 00XX
20-bit AD5791: 0001 1000 0000 0000 0000 0000
where X = don't care.
See Table 7 and Figure 7.
Table 7. Bit Settings to Write to DAC Register
Figure 7. Writing to the DAC Register
Example 2: Clearing the DAC to a Defined Value
Writing to the Clearcode Register
To define the value at which the DAC output is set when the pin or CLR bit in the software control register is asserted, write the desired code to the clearcode register.
For a full-scale clear code, write the following over the serial interface:
18-bit AD5781: 0011 1111 1111 1111 1111 11XX
20-bit AD5791: 0011 1111 1111 1111 1111 1111
where X = don't care.
See Figure 8.
Figure 8. Writing Full-Scale Code to the Clearcode Register
Writing to the Software Control Register
Set the CLR bit to a Logic 1 to set the DAC register to a user defined value and update the DAC output.
Write the following over the serial interface: 0100 0000 0000 0000 0000 0010
The user should see the DAC output value change to full-scale code.
See Figure 9.
Figure 9. Clearing the Part to a User Defined Value
Reading From the Clearcode Register
To confirm the clearcode value written to the part, read the data from the clearcode register (full scale for this example).
Write the following over the serial interface:
1011 XXXX XXXX XXXX XXXX XXXX
where X = don't care.
See Figure 10.
Note that this action is a read function. Therefore, set the R/ bit = 1.
D19 to D0, the data bits, are don't care bits because the intention is to read from the part, and not to write to the part.
Figure 10. Reading from the Clearcode Register
- AD5781评估软件
- AD5791评估软件
- AD5791 IBIS型号
- EVAD5781 AD5781 评估板
- EVAD5791 AD5791 评估板
- AD5781 pmod Xilinx FPGA参考设计
- AD5781 FMC-SDP转接器和评估板/Xilinx KC705参考设计
- AD6655快速发射指南
- UG-1152:AD5791 1 ppm 20位、±1 LSB输入、单电源和双电源电压输出DAC评估板
- UG-1555:EVAL-AD5781SDZ用户指南
- AD5791 ACE遥控器-线性分析示例
- AD5781:真18位电压输出DAC,±0.5 LSB INL, ±0.5 LSB DNL
- UG-185:AD5791评估板用户指南
- AD5791参考代码
- AD5791,pdf,datasheet,1PPM DAC
- 红外线发射管简介及参数 红外线发射管和接收管的工作原理 9708次阅读
- 什么是辐射发射和传导发射?辐射发射和传导发射测试方案 3894次阅读
- 电池快速充电指南 1330次阅读
- 多尺度材料设计与仿真平台Device Studio(新手快速入门指南01) 1088次阅读
- 高精度电压源 1590次阅读
- 使用含快速开关SiC器件的RC缓冲电路实用解决方案和指南 2531次阅读
- 实验用雷达发射机的系统设计 3220次阅读
- 一文了解window电脑控制面板的快速启动 8.3w次阅读
- 基于STM32和AD5791实现单路超高精度可调电压电路的设计 6572次阅读
- 声发射传感器工作原理_声发射传感器选型 5741次阅读
- EMC传导发射测试方案 4369次阅读
- 红外发射接收对管电路 5.3w次阅读
- 红外发射管工作原理_红外发射管正负极判定 2.8w次阅读
- 电磁骚扰辐射发射的测试方法 1.2w次阅读
- 最简单无线发射电路图大全(超声波发射/射频收发电路/调频发射器) 14.2w次阅读
下载排行
本周
- 1电子电路原理第七版PDF电子教材免费下载
- 0.00 MB | 1491次下载 | 免费
- 2单片机典型实例介绍
- 18.19 MB | 95次下载 | 1 积分
- 3S7-200PLC编程实例详细资料
- 1.17 MB | 27次下载 | 1 积分
- 4笔记本电脑主板的元件识别和讲解说明
- 4.28 MB | 18次下载 | 4 积分
- 5开关电源原理及各功能电路详解
- 0.38 MB | 11次下载 | 免费
- 6100W短波放大电路图
- 0.05 MB | 4次下载 | 3 积分
- 7基于单片机和 SG3525的程控开关电源设计
- 0.23 MB | 4次下载 | 免费
- 8基于AT89C2051/4051单片机编程器的实验
- 0.11 MB | 4次下载 | 免费
本月
- 1OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 2PADS 9.0 2009最新版 -下载
- 0.00 MB | 66304次下载 | 免费
- 3protel99下载protel99软件下载(中文版)
- 0.00 MB | 51209次下载 | 免费
- 4LabView 8.0 专业版下载 (3CD完整版)
- 0.00 MB | 51043次下载 | 免费
- 5555集成电路应用800例(新编版)
- 0.00 MB | 33562次下载 | 免费
- 6接口电路图大全
- 未知 | 30320次下载 | 免费
- 7Multisim 10下载Multisim 10 中文版
- 0.00 MB | 28588次下载 | 免费
- 8开关电源设计实例指南
- 未知 | 21539次下载 | 免费
总榜
- 1matlab软件下载入口
- 未知 | 935053次下载 | 免费
- 2protel99se软件下载(可英文版转中文版)
- 78.1 MB | 537793次下载 | 免费
- 3MATLAB 7.1 下载 (含软件介绍)
- 未知 | 420026次下载 | 免费
- 4OrCAD10.5下载OrCAD10.5中文版软件
- 0.00 MB | 234313次下载 | 免费
- 5Altium DXP2002下载入口
- 未知 | 233046次下载 | 免费
- 6电路仿真软件multisim 10.0免费下载
- 340992 | 191183次下载 | 免费
- 7十天学会AVR单片机与C语言视频教程 下载
- 158M | 183277次下载 | 免费
- 8proe5.0野火版下载(中文版免费下载)
- 未知 | 138039次下载 | 免费
评论
查看更多