0
  • 聊天消息
  • 系统消息
  • 评论与回复
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看威廉希尔官方网站 视频
  • 写文章/发帖/加入社区
会员中心
创作中心

完善资料让更多小伙伴认识你,还能领取20积分哦,立即完善>

3天内不再提示

Dialog半导体公司助力客户的下一代产品开发

z2Pt_Dia 来源:Dialog半导体公司 作者:Dialog半导体公司 2021-12-03 15:02 次阅读

Dialog半导体公司近期有多个职位正在热招中,我们期待优秀的工程师朋友们加入我们的创新团队!

如果您的技能、经验和意向与我们的职位契合,欢迎将您的简历发送至下列职位相应的邮箱。

邮箱投递简历,邮件标题请注明:职位+地点+姓名+渠道(微信)

热招职位列表

Senior Test Engineer (PCBU部门): 天津

Senior Test Technician (PCBU部门): 天津

Junior/Senior/Principal Digital Design Engineer (PCBU部门): 北京、天津、上海

Senior Digital Verification Engineer (PCBU部门): 北京、天津

Junior/Senior/Principal Analog Design Engineer (PCBU部门): 北京、天津、上海

Layout Engineer (PCBU部门): 北京、天津

(Senior) Layout Engineer (CMBU部门): 合肥

(Senior) Analog Design Engineer (CMBU部门): 合肥

Principal System & Applications Engineer (PCBU部门): 北京

System Engineering Manager (PCBU部门): 深圳、上海

(Senior) Wi-Fi Application Software/Firmware Engineer (CAIBU部门): 上海

Senior/Principal Applications Engineer (DC-DC) (PCBU部门): 深圳

Senior/Principal Applications Engineer (Lighting) (PCBU部门): 深圳

(Principal/Senior) Application Engineer (Backlight) (PCBU部门): 深圳

以上职位的具体职能和要求详情介绍如下:

1. Senior Test Engineer

地区:天津

部门:PCBU

职能:

Writing FPGA code in Verilog and user application library in C++.

Develop auto-test script with multiple programming language (C++ is a must) to meet requirement from IC design.

Maintaining a safe and high-efficient auto-test environment in manufacturing.

PCB design.

Verify and debug the test circuit.

Preparing reports on test results and data analysis.

Write document and provide training to test develop engineer.

Assisting in other test-related tasks such as reliability test and test processes review.要求:

Bachelor’s Degree or above in Electrical Engineering, Computer Science or equivalent.

Engineering Degree or above in Electronics or equivalent education.

Over 1 year of working experience of IC test development in Semiconductor company.

Over 1 year of developing experience in FPGA system design and implementation.

Good analog and digital circuit design experience.

Proficiency in C/C++, Verilog.

Good experience in schematic entry and PCB layout.

Experience in working with international and cross-functional teams.

Fluent written and verbal English is essential.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

2. Senior Test Technician

地区:天津

部门:PCBU

职能:

Perform laboratory experiments and materials preparation following established procedures.

Report all testing results and provide preliminary analysis of the results for further improvement.

Follow all laboratory activities to security, safety & environment procedures & requirements.

Keep laboratory supplies ready by keeping stock of inventory, placing orders, and contacting with supply chain.

Support to train any junior technician or intern to perform ATE testing.

Verify incoming ATE HWs and identify problems with test results consulting with senior-level personal.要求:

Engineering degree or above in Electronics or equivalent education.

Over 1 year of working experience as lab test technician.

Good experience in ATE tester operation, such as ASL1K, ETS-88.

Computer skills on Microsoft word/excel/PowerPoint.

Strong/Fluent written & verbal English is essential.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

3. Junior/Senior/Principal Digital Design Engineer

地区:北京、天津、上海

部门:PCBU

职能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Implement design with Verilog to achieve specification goals. Simulate and debug the codes in the coding stage.

Go through the frontend design flow to deliver qualified netlist. Co-work with back-end team to fix timing issue and check floorplan.

Write ASIC specific part of test plan. Prove functional correctness from block level to top-level.

Design for verification (assertion-based design strategies, code coverage, functional coverage, test plan, etc.)

Help other team members with technical training and coaching.

Work as the technical contact point on the ASIC area.

Maintain design environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

PHD, MSEE or BSEE with digital IC design experience.

Over 1 year of digital design experience.

Strong RTL coding and familiar with front-end design flow.

Proven experience on synthesis, timing analysis and formal verification.

Be familiar with shell/perl/tcl programming in Linux OS.

Experience in mixed signal team is a plus; knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Experience in C/C++/SystemVerilog programming is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

4. Senior Digital Verification Engineer

地区:北京、天津

部门:PCBU

职能:

Participate IP and chip level architecture definition, derive functional and design specifications and analyse feasibility of technical and architectures.

Worked with design engineer to get a full deep insight on the design under test.

Develop stressful test plan and verification list.

Build testbench environment for block level and top-level.

Create testcases to ensure maximum coverage.

Make coverage analysis, and release verification report before tape-out.

Develop verification IP which can be reused at different levels of verification.

Maintain verification environment, solve flow issues, and develop scripts to improve flow efficiency.要求:

Master level qualification in Electronics engineering or a related discipline typically required (but not mandatory)。

Over 1 year of working experience.

Strong system Verilog coding and familiar with digital verification flow based UVM.

Proven experience on digital verification projects.

Should be familiar with shell/Perl/TCL programming in Linux OS.

Experience in mixed signal team is a plus, knowledge of analog design is a big plus.

Experience in power management chip design is a plus.

Good communication skills and fluent English.

Strong responsibilities and team spirit.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

5. Junior/Senior/Principal Analog Design Engineer

地区:北京、天津、上海

部门:PCBU

职能:

Define power management system architecture and do system stability analysis.

Use different kinds of design tools to design and verify analog IC design on popular power processes.

Understand and verify any new manufacture process or flow.

Work closely with system/marketing teams to develop new project’s analog architecture. Convert marking/system requirements to analog design spec.

Work closely with digital design team on analog - digital interface definition and top-level verification.

Work closely with back-end designers to correctly implement analog designs to layout and do post-layout simulation.

Work closely with AE/ATE testing engineers at lab for chip debugging, testing and necessary customer supports.

Write block level design spec according to chip spec. Write design guide of block level. Prove owned design to satisfy the chip spec through checklist, simulation result in design review.

要求:

PHDEE or MSEE with analog IC design experience.

Over 1 year of power management analog design experience, and over 1 year of analog IC design experience with PHDEE or MSEE. ACDC experience is preference.

Analog chip production experience is preference.

Extensive experience in analog architecture, stability analysis and methodologies of power system, especially ACDC power system.

Familiar with all kinds of analog design EDA tools.

Fully understand popular power process for example UMC, TSMC, CSMC.

Good analog circuit design, analysis and debug skills.

Good documentation still.

Excellent interpersonal and communication skills, self-motivation and good team member.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

6. Layout Engineer

地区:北京、天津

部门:PCBU

职能:

Work closely with project leader and analog designers to design chip or block level layout on time.

Familiar with layout design and verification tools, understand existing and new manufacture process.

Fix and finish layout design related issues.

Take care of block level layout design from floor plan to physical verification.

Help front-end designer to do post layout parameter extraction, optimize the layout design with front-end design engineers.

Work with Sr. Layout designers to find or select the best solution when doing layout design.要求:

BSEE above.

Over 1 year of analog IC layout design experience.

Familiar with layout design and verification tools and flow.

Have knowledge of layout techniques for matching, ESD, latch-up prevention and parasitic reduction.

Excellent interpersonal and communication skills, self-motivation and good team member.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

7. (Senior) Layout Engineer

地区:合肥

部门:CMBU

职能:

Full custom layout design in digital, analog, standard cells, IO pads, ESD structures from cell to top.

Contribute effectively as a team member or superior initiative & drive as a project lead.

Work closely with circuit engineers to implement their requirements & optimization into the layout.

Back-end verification including DRC, LVS, ERC.

Tape-out related activities following CAD flow.

Plan and scheduling the assigned layout schedule.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

8. (Senior) Analog Design Engineer

地区:合肥

部门:CMBU

职能:

Design of Analog and Mixed-Signal circuits, meeting their architectural requirements and specifications.

Contribute to the architectural definition of the design, and also to chip integration.

Perform the necessary calculations, design and verification simulations to ensure building blocks meet specifications, at the schematic level and after post layout extraction.

Work closely with Layout Designers to ensure the layout is completed properly, using all known methods.

Document for assigned blocks, test and characterization report, and hold preliminary/final design reviews.

Actively participate in the chip bring up, evaluation and characterization, with emphasis on owned blocks.

Address questions and issues related to his/her blocks raised by cross-functional personnel, such as Product, Characterization, Test, or Application Engineers.

Plan and scheduling the assignments and projects.要求:

Over 1 year of working experience in IC layout design or equivalent related education.

Proficient in using layout tools: Cadence Virtuoso IC6.15/6.16/6.17 Layout L/XL/VXL.

Fluent in using verification tools: Cadence Assura. Mentor Calibre DRC & LVS.

Analog techniques & concepts of device match, electromigration, coupling, parasitic effects, Latch-up & quick layout size estimation.

Must equipped with organized concept of hierarchical layout floor planning based on schematics.

Requires to have strong schematic layout translation skill.

Strong debug & quick problem-solving skills for LVS, DRC & layout issues without much supervision.

Must be comfortable with fast paced environment.

Good communication skills.

Windows, Linux, Unix Operation System.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

9. Principal System & Applications Engineer

地区:北京

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.要求:

Bachelor’s Degree or above. Degree (or equivalent) in Electronic Engineering (or relevant discipline)。

Over 1 year of experience in power supply design or application.

Strong oral/written English.

Strong communication/interpersonal skills.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Fluent in English.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

10. System Engineering Manager

地区:深圳、上海

部门:PCBU

职能:

Responsible for the growth and expansion of Renesas AMSBG BU SSL IC.

Providing direction and support to the sales and AE on new and current SSL products, especially on Commercial lighting segment, Knowledge in DALI is preferred.

Monitoring and driving key customer opportunities to ensure success.

Interfacing with the Applications groups to develop design collateral and promotional platforms.

Understanding competitive product/technology threats to form defensive product strategies.

Understanding customer/market requirements and opportunities for new products/packages through customer visits.要求:

Over 1 year of experience in technical marketing or applications in AC-DC or DC-DC power conversion semiconductors, experience in Lighting market is preferred.

Exceptional written and verbal communication skills including customer presentations.

Bachelor or higher degree in electronics engineering or related major.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

11. (Senior) Wi-Fi Application Software/Firmware Engineer

地区:上海

部门:CAIBU

职能:

The candidate will function as a Wi-Fi Application Software/Firmware Engineer developing and supporting supper low power Wi-Fi products. Specific duties include but not limited to:

Provide design, development, and debug support for complete customer product development cycle from product definition to production line test.

Ability to provide deep level hands-on Wi-Fi software/firmware customer support in elements such as debugging, code porting, code optimisation, peripheral utilization and help customer fix issues and then move to mass production.

Customising reference designs from the Business unit to local customer needs.

Work closely with sales team, FAE, and customers to adapt Dialog technologies to new platforms and solutions.

Providing feedback to the product line on suggestions to improve deliverables: tools / device / architecture / reference designs.

Some on-site customer travel will be required.要求:

Graduate from Science Course with Bachelor Degree.

Knowledge, Skills and Experience:

BSEE/BSCS or MSEE/MSCS.

Over 1 year of working experience in embedded software/firmware development using C/C++ programming languages.

Familiar with RTOS and Linux architectures, Linux Driver development is a strong plus.

Have a good technical understanding of Wi-Fi System.

Good understanding about WLAN spec and protocol.

Experienced in Wi-Fi software stack development and debugging - device driver, kernel networking stacks, firmware.

Good at Packet analysis - MAC and TCP/IP level with Wireshark/OmniPeek tools.

Familiar with Arm Cortex M and connectivity interface: I2C, SPI, UARTSDIO, USB etc.

Team player.

Good interpersonal communication and writing skills in English.请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

12. Senior/Principal Applications Engineer (DC-DC)

地区:深圳

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

13. Senior/Principal Applications Engineer (Lighting)

地区:深圳

部门:PCBU

职能:

Support new product development (eg. Such as definition, new product/concept evaluation and so on)。

Create demo boards, application note and worksheet.

Co-work with marketing team and promote new products.

Support FAEs (or customer) to solve various technical issue on application.

Provide technical supports (include dedicated board design) at key accounts directly.

Competitive analysis on technology and cost.

Be responsible for delivering training to FAE& customers & distributors where appropriate.

Provide feedback on new requirements for future products.

Taking public speaking opportunities at conferences/trainings where appropriate.

要求:

Over 1 year of working experience in Power Supply Design or Application.

Degree (or equivalent) in Electronic Engineering (or relevant discipline)。 Master’s Degree or above.

Relevant Hardware/SW experience in design environment as per job specification.

Excellent communication skills with ability to articulate complex technical subjects in a confident and clear way.

Strong customer facing skills.

Confident when speaking in public (training, seminars etc.)。

May take additional responsibilities.

Strong oral/written English.

Strong communication/interpersonal skills.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

14. (Principal/Senior) Application Engineer (Backlight)

地区:深圳

部门:PCBU

职能:

New LED backlight driving products system level evaluations.

Document and log all work related to chip evaluations, critical customer issues and feedback to the System and IC Design teams for device modifications and enhancements.

Create application note, design worksheet, tools and technical collaterals.

Design and support standard evaluation boards (EVBs), customized circuitry and demo boards.

Train and support WW FAEs as needed to win strategic opportunities and to solve customers’ critical issues.

Participate in the new product development, from new ideas to production release, in different development phases.

Sustaining and quality support in FAR process.

Competitive analysis and collect field feedback/market knowledge for System Design Team.

Assist and support the design-in activities in assigned strategic accounts and provide guidance on both hardware and software development.

要求

BSEE (or above)

CET4

Over 1 year of working experience in system level power and mixed signal board design and debugging.

Good at board level DC-DC design/applications ,such as buck, boost.

Good digital circuit and analog circuit analysis and application ability.

Experience in local dimming mini LED backlight driver/LED display hardware or software design is preferred.

Experience in embedded MCU /FPGA software is preferred.

Experience in display related products (such as LCD TV, Monitor, Notebook, LED display) is preferred.

Fluent in English.

请发送简历至:sophie.fang@diasemi.com 以及 quinee.xu@diasemi.com

关于Dialog半导体公司

Dialog半导体公司(瑞萨电子全资子公司)是推动物联网工业4.0应用发展的标准化和定制集成电路(IC)领先供应商。Dialog提供电池管理、低功耗蓝牙(BLE)、Wi-Fi、闪存、可配置混合信号IC等经市场验证的产品威廉希尔官方网站 ,助力客户的下一代产品开发,提升功率效率、缩短充电时间,并不断提高性能和生产效率。

凭借数十年的威廉希尔官方网站 经验和世界领先的创新实力,我们帮助设备制造商引领未来。我们对威廉希尔官方网站 创新的热情和创业精神使我们始终在高能效半导体威廉希尔官方网站 领域保持领先地位,助力物联网、移动设备、计算和存储、智慧医疗和汽车市场的发展。2020年,Dialog实现了13.76亿美元营业收入。目前,公司在全球约有2300名员工。

原文标题:Dialog多个职位热招中:北京、深圳、上海、天津、合肥(新增)

文章出处:【微信公众号:Dialog半导体公司】欢迎添加关注!文章转载请注明出处。
责任编辑:pj

声明:本文内容及配图由入驻作者撰写或者入驻合作网站授权转载。文章观点仅代表作者本人,不代表电子发烧友网立场。文章及其配图仅供工程师学习之用,如有内容侵权或者其他违规问题,请联系本站处理。 举报投诉
  • 物联网
    +关注

    关注

    2909

    文章

    44671

    浏览量

    373655
  • wi-fi
    +关注

    关注

    14

    文章

    2145

    浏览量

    124539
  • DIALOG半导体
    +关注

    关注

    0

    文章

    23

    浏览量

    14437

原文标题:Dialog多个职位热招中:北京、深圳、上海、天津、合肥(新增)

文章出处:【微信号:Dialog半导体公司,微信公众号:Dialog半导体公司2】欢迎添加关注!文章转载请注明出处。

收藏 人收藏

    评论

    相关推荐

    意法半导体下一代汽车微控制器的战略部署

    汽车的开发。下面就让意法半导体微控制器、数字IC和射频产品部(MDRF)总裁Remi EL-OUAZZANE揭秘ST下一代汽车微控制器的战略部署。
    的头像 发表于 11-07 14:09 358次阅读

    意法半导体发布新款生物传感器芯片,赋能下一代智能穿戴医疗设备

    2024年11月6日,中国迎来了全球领先的半导体公司意法半导体(STMicroelectronics,简称ST;纽约证券交易所代码:STM)的项重要创新。该
    的头像 发表于 11-07 11:51 945次阅读

    日本政府拟向Rapidus半导体公司出资

    日本政府近日正积极探讨向Rapidus半导体公司出资的可能性,旨在支持该公司在2027年实现下一代
    的头像 发表于 10-11 16:03 329次阅读

    ASMPT与美光携手开发下一代HBM4键合设备

    半导体制造威廉希尔官方网站 的持续演进中,韩国后端设备制造商ASMPT与全球知名的内存解决方案提供商美光公司近日宣布了项重要的合作。据悉,ASMPT已向美光提供了专用于高带宽内存(HBM)生产的演示热压(TC)键合机,双方将携手
    的头像 发表于 07-01 11:04 881次阅读

    安世半导体斥资2亿美元扩产德国基地,聚焦宽禁带半导体威廉希尔官方网站

    在全球半导体产业日新月异的今天,芯片制造商Nexperia(安世半导体)再次展现了其前瞻性的战略布局。近日,该公司宣布将投资高达2亿美元,用于在德国汉堡工厂开发下一代宽禁带
    的头像 发表于 06-29 10:03 559次阅读

    安世半导体Nexperia将在汉堡投资2亿美元研发下一代宽禁带半导体产品(WBG)

    半导体制造商Nexperia(安世半导体)近日宣布,计划投资2亿美元(约合1.84亿欧元)研发下一代宽禁带半导体产品(WBG),例如碳化硅(
    的头像 发表于 06-28 09:30 896次阅读

    丰田、日产和本田将合作开发下一代汽车的AI和芯片

    丰田、日产和本田等日本主要汽车制造商确实计划联手开发下一代汽车的软件,包括在生成式人工智能(AI)和半导体(芯片)等领域进行合作。
    的头像 发表于 05-20 10:25 978次阅读

    日本车企联手开发下一代汽车软件

    丰田、日产、本田等日本汽车制造商宣布将共同开发下一代汽车软件,结合各自在AI和半导体领域的优势。随着汽车行业数字化转型的推进,日本经济产业省即将公布的发展路线图强调了汽车制造商间的合作重要性,尤其聚焦在软件定义汽车(SDV)上。
    的头像 发表于 05-17 11:14 567次阅读

    使用NVIDIA Holoscan for Media构建下一代直播媒体应用

    NVIDIA Holoscan for Media 现已向所有希望在完全可重复使用的集群上构建下一代直播媒体应用的开发者开放。
    的头像 发表于 04-16 14:04 678次阅读

    煜辉半导体获近亿元A轮融资,用于下一代半导体设备研发制造

    近日,常州煜辉半导体设备有限公司已顺利完成近亿元A轮融资。这笔资金将主要用于下一代半导体设备,如掩模检测机台STORM 5000和前道晶圆检测Tornado 3000的研发及生产制造。
    的头像 发表于 04-10 16:17 812次阅读

    意法半导体将推出基于新威廉希尔官方网站 的下一代STM32微控制器

    意法半导体(ST)近日宣布,公司成功研发出基于18纳米全耗尽绝缘体上硅(FD-SOI)威廉希尔官方网站 ,并整合了嵌入式相变存储器(ePCM)的先进制造工艺。这项新工艺威廉希尔官方网站 是意法半导体与三星晶圆代工厂共同研发的成果,旨在推动
    的头像 发表于 03-28 10:22 550次阅读

    全新潜力:金刚石作为下一代半导体的角逐者

    金刚石,以其无比的硬度和璀璨的光芒而闻名,也打开了其作为半导体的新视角,为下一代电子元件提供了新的可能。金刚石特有的特性,包括高导热性和电绝缘特性,使其在些特殊的电子和功率器件应用中具有极大的吸引力,特别是在高功率和高温环境中
    的头像 发表于 02-27 17:14 784次阅读
    全新潜力:金刚石作为<b class='flag-5'>下一代</b><b class='flag-5'>半导体</b>的角逐者

    纳微半导体下一代GaNFast™氮化镓威廉希尔官方网站 为三星打造超快“加速充电”

    加利福尼亚州托伦斯2024年2月21日讯 — 唯全面专注的下一代功率半导体公司及氮化镓和碳化硅功率芯片行业领导者——纳微半导体(纳斯达克股
    的头像 发表于 02-22 11:42 793次阅读

    日本NTT和英特尔将共同开发下一代半导体

    日本NTT公司和英特尔公司近日宣布,将与多家半导体厂商合作,共同开展新一代“光电融合”半导体的威廉希尔官方网站 合作和批量生产。据悉,日本政府将为这
    的头像 发表于 01-30 10:17 659次阅读

    伟创力携手意法半导体亮相CES展现下一代移动出行“黑科技”

    日前,伟创力与全球领先的半导体解决方案供应商——意法半导体(STMicroelectronics),携手亮相2024年国际消费电子展(CES),展示了应用于下一代电动车(EVs)的先进电力电子威廉希尔官方网站 的合作成果,为汽车制造商带来了能
    的头像 发表于 01-11 18:12 770次阅读