完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
MIPI® DSI BRIDGE TO FLATLINK LVDS
Introduction ICN6201 is a bridge chip which receives MIPI® DSI inputs and sends LVDS outputs. MIPI® DSI supports up to 4 lanes and each lane operates at 1Gbps maximum; the totally maximum input bandwidth is 4Gbps; and the MIPI defined ULPS(ultra-low-power state) is also supported. ICN6201 decodes MIPI® DSI 18bepp RGB666 and 24bpp RGB888 packets. The LVDS output 18 or 24 bits pixel with 25MHz to 154MHz, by VESA or JEIDA format. ICN6201 support video resolution up to FHD (1920x1080) and WUXGA(1920x1200). ICN6201 adopts QFN40 and QFN 48pins package. Feature List Supports MIPI ® D-PHY Version 1.00.00 and MIPI ® DSI Version 1.02.00. Single Channel DSI Receiver with One, Two, Three and Four lanes configurable, each lanes operates up to 1Gbps. Receives 18bpp RGB666 and 24bpp RGB888 packets defined by DSI. Supports MIPI Low State, Ultra-Low Power State, Shut Down mode. Single Channel LVDS with output clock range of 25MHz to 154MHz. LVDS can be generated from MIPI HS clock or external reference clock. Support LVDS clock with center spreading up to 2%, modulation 30KHz ~ 60KHz. LVDS output with VESA or JEIDA format. LVDS output pin order can be swapped flexible. supply voltage: 1.8V. provide I2C slave interface. package: QFN40-pins with e-pad. Package: QFN48-pins with e-pad.
|
|
相关推荐
|
|
655 浏览 0 评论
AI模型部署边缘设备的奇妙之旅:如何在边缘端部署OpenCV
2448 浏览 0 评论
tms320280021 adc采样波形,为什么adc采样频率上来波形就不好了?
1292 浏览 0 评论
1895 浏览 0 评论
1486 浏览 0 评论
74875 浏览 21 评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-23 20:32 , Processed in 0.436752 second(s), Total 65, Slave 46 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号