完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我设计了一块采用Spartan 6 LX9 TQFP144封装的电路板。
我可以使用digilent HS-2将比特流加载到设备。 但是FPGA无法自我配置 附带的SPI Flash。 以下是iMPACT的控制台输出: GUI ---自动连接电缆...信息:iMPACT - Digilent插件:插件版本:2.4.4INFO:iMPACT - Digilent插件:找到1个设备.INFO:iMPACT - Digilent插件:打开设备:“JtagHs2” ,SN:210249983579INFO:iMPACT - Digilent插件:用户名:JtagHs2INFO:iMPACT - Digilent插件:产品名称:Digilent JTAG-HS2INFO:iMPACT - Digilent插件:序列号:210249983579INFO:iMPACT - Digilent插件:产品编号:30900152INFO:iMPACT - Digilent插件:固件版本:0109INFO:iMPACT - Digilent插件:JTAG端口号:0INFO:iMPACT - Digilent插件:JTAG时钟频率:10000000 Hz尝试识别边界扫描链配置中的设备... INFO:iMPACT - 当前时间: 27.07.2015 16:19:26PROGRESS_START - 开始Operation.Identifing chain contents ...'0'::制造商的ID = Xilinx xc6slx9,版本:2INFO:iMPACT:1777 - 阅读C:/Xilinx/ISE/14.7/ISE_DS/ISE /spartan6/data/xc6slx9.bsd...INFO:iMPACT:501 - '1':已成功添加设备xc6slx9 .------------------------ - -------------------------------------------------- -------------------------------------------------- --------------- done.PROGRESS_END - 结束Operation.Elapsed time = 0 sec.Selected part:N25Q128Unprotect sector:FALSEINFO:iMPACT - 当前时间:27.07.2015 16:20:19PROGRESS_START - 启动操作。此设备链的最大TCK工作频率:25000000.Validating chain ...边界扫描链成功验证。'1':未检测到SPI访问核心。 SPI访问核心将下载到设备以启用operations.INFO:iMPACT - 下载核心文件C:/Xilinx/ISE/14.7/ISE_DS/ISE/spartan6/data/xc6slx9_spi.cor.'1':下载核心... LCK_cycle = NoWait.LCK周期:NoWaitdone.'1':读取状态寄存器内容... INFO:iMPACT:2219 - 状态寄存器值:INFO:iMPACT - 0011 1100 1110 1100 INFO:iMPACT:2492 - '1':完成下载 设备的核心。'1':IDCODE是'20ba18'(十六进制)。'1':ID检查已通过。'1':IDCODE是'20ba18'(十六进制)。'1':ID检查已通过.'1 ':擦除设备。'1':使用扇区擦除。'1':编程Flash.'1':读取设备内容...完成。'1':验证完成。'1':在x4模式下编程.'1 ':配置数据下载到FPGA不成功。 DONE没有变高,请检查您的配置设置和模式设置GREEN:iMPACT - '1':Flash未成功编程.PROGRESS_END - 结束操作。已用时间= 78秒。 如果我正确读取数据已写入Flash但fpga无法从该数据进行配置。 Done-pin通过470 Ohms Resisor连接到3.3V。 Flash是N25Q128A13ESE40G,数据表位于:http://www.farnell.com/datasheets/1674445.pdf 我可以执行回读,校验和和擦除。 如果我执行读取设备状态,这是控制台输出: 信息:iMPACT - 当前时间:27.07.2015 16:36:27此设备链的最大TCK工作频率:25000000.Validating chain ...边界扫描链验证成功.'1':IDCODE为'20ba18'(十六进制) 。'1':ID检查已通过。'1':IDCODE为'20ba18'(十六进制)。'1':ID检查已通过。'1':IDCODE为'20ba18'(十六进制)。'1':ID 检查pass.INFO:iMPACT - '1':重新加载存储在闪存中的FPGA配置数据... INFO:iMPACT:182 - 完成。 在闪存方面,我使用100k电阻器拉出s#并保持高达3.3V。 有人可以帮我找到问题吗? 以上来自于谷歌翻译 以下为原文 I have designed a board with the Spartan 6 LX9 TQFP144 Package. I am able to load a bitstream to the device with the digilent HS-2. However the fpga can not selfconfigure from the attached SPI Flash. Here is the console output from iMPACT: GUI --- Auto connect to cable... INFO:iMPACT - Digilent Plugin: Plugin Version: 2.4.4 INFO:iMPACT - Digilent Plugin: found 1 device(s). INFO:iMPACT - Digilent Plugin: opening device: "JtagHs2", SN:210249983579 INFO:iMPACT - Digilent Plugin: User Name: JtagHs2 INFO:iMPACT - Digilent Plugin: Product Name: Digilent JTAG-HS2 INFO:iMPACT - Digilent Plugin: Serial Number: 210249983579 INFO:iMPACT - Digilent Plugin: Product ID: 30900152 INFO:iMPACT - Digilent Plugin: Firmware Version: 0109 INFO:iMPACT - Digilent Plugin: JTAG Port Number: 0 INFO:iMPACT - Digilent Plugin: JTAG Clock Frequency: 10000000 Hz Attempting to identify devices in the boundary-scan chain configuration... INFO:iMPACT - Current time: 27.07.2015 16:19:26 PROGRESS_START - Starting Operation. Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc6slx9, Version : 2 INFO:iMPACT:1777 - Reading C:/Xilinx/ISE/14.7/ISE_DS/ISE/spartan6/data/xc6slx9.bsd... INFO:iMPACT:501 - '1': Added Device xc6slx9 successfully. ---------------------------------------------------------------------- ---------------------------------------------------------------------- done. PROGRESS_END - End Operation. Elapsed time = 0 sec. Selected part: N25Q128 Unprotect sectors: FALSE INFO:iMPACT - Current time: 27.07.2015 16:20:19 PROGRESS_START - Starting Operation. Maximum TCK operating frequency for this device chain: 25000000. Validating chain... Boundary-scan chain validated successfully. '1': SPI access core not detected. SPI access core will be downloaded to the device to enable operations. INFO:iMPACT - Downloading core file C:/Xilinx/ISE/14.7/ISE_DS/ISE/spartan6/data/xc6slx9_spi.cor. '1': Downloading core... LCK_cycle = NoWait. LCK cycle: NoWait done. '1': Reading status register contents... INFO:iMPACT:2219 - Status register values: INFO:iMPACT - 0011 1100 1110 1100 INFO:iMPACT:2492 - '1': Completed downloading core to device. '1': IDCODE is '20ba18' (in hex). '1': ID Check passed. '1': IDCODE is '20ba18' (in hex). '1': ID Check passed. '1': Erasing Device. '1': Using Sector Erase. '1': Programming Flash. '1': Reading device contents... done. '1': Verification completed. '1':Programming in x4 mode. '1': Configuration data download to FPGA was not successful. DONE did not go high, please check your configuration setup and mode settings. INFO:iMPACT - '1': Flash was not programmed successfully. PROGRESS_END - End Operation. Elapsed time = 78 sec. If i read that correctly Data was written to the Flash but the fpga was not able to configure from that data. Done-pin is connected to 3.3V via a 470 Ohms Resisor. The Flash is a N25Q128A13ESE40G, Datasheet here: http://www.farnell.com/datasheets/1674445.pdf I can perform a readback, checksum and an erase. If i do a read device status this is the console output: INFO:iMPACT - Current time: 27.07.2015 16:36:27 Maximum TCK operating frequency for this device chain: 25000000. Validating chain... Boundary-scan chain validated successfully. '1': IDCODE is '20ba18' (in hex). '1': ID Check passed. '1': IDCODE is '20ba18' (in hex). '1': ID Check passed. '1': IDCODE is '20ba18' (in hex). '1': ID Check passed. INFO:iMPACT - '1': Reloading FPGA configuration data stored in flash... INFO:iMPACT:182 - done. On the Flash side I have pulled s# and Hold up to 3.3V with 100k Resistors. Can someone help me to find the problem? |
|
相关推荐
2个回答
|
|
好吧,在设计电路板时,我不知道配置引脚M0和M1,它们正在我的电路板上浮动。
为了使fpga作为spi主机工作,M0必须连接到3V3,M1连接到GND。 我在一些波浪线上焊接,整个whing就像一个魅力。 感谢您的时间和帮助。 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Alright, when designing the board i was unaware of the configuration pins M0 and M1, they are floting on my board. In order for the fpga to operate as spi master M0 has to be tied to 3V3 and M1 to GND. I soldered on some bodge wire and the whole whing works like a charm. Thank you for your time and help. View solution in original post |
|
|
|
你会惊奇地发现有多少人被数据宽度所困扰,
500赫兹时钟听起来不对我说, 你可以尝试另外一块板或不同的编程头,比如xilinx吗? 我一直使用Digilent的,99.9%的时间它们很好, 除此之外,我害怕它的空白。 以上来自于谷歌翻译 以下为原文 You would be amazed how many people get caught by the data width, 500 Hz Clock sounds wrong to me, can you do the old test of try another board or a different programming head, like a xilinx one ? I use the Digilent ones all the time, and 99.9 % of the time they are just fine, Apart from that, its blank from me I'm afraid. |
|
|
|
只有小组成员才能发言,加入小组>>
2427 浏览 7 评论
2828 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2295 浏览 9 评论
3377 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2467 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1264浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
591浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
455浏览 1评论
2009浏览 0评论
735浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-26 05:19 , Processed in 1.291334 second(s), Total 78, Slave 62 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号