完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,大家好,
我目前正在开发一个包含2 x 256MB RAM的设计。 MCB用于控制这些RAM。 现在我想问一下MCB的读写时钟是否必须由相同的振荡器进行dsitributed,还是完全异步? 问候, flor1an 以上来自于谷歌翻译 以下为原文 Hi everyone, I am currently working on a design that contains 2 x 256MB RAMs. The MCB is being used for controlling these RAMs. Now i wanted to ask if the read and write clocks of the MCB have to be dsitributed by the same oscillator or can they be fully asynchronous? regards, flor1an |
|
相关推荐
2个回答
|
|
嗨,
它们可以完全异步,请参考UG388时钟选项以获取更多详细信息 http://www.xilinx.com/support/documentation/user_guides/ug388.pdf “用户时钟确定用户接口端口的工作频率。这些时钟可以完全与系统和校准时钟异步。命令和数据路径FIFO处理从用户接口到内部控制器逻辑的必要时钟域传输” 希望这可以帮助 问候, Vanitha -------------------------------------------------- -------------------------------------------请在发布前进行谷歌搜索, 您可能会找到相关信息。请留下帖子 - “接受为解决方案”,如果提供的信息有用且回复,请给予赞誉 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi, They can be fully asynchronous, please refer UG388 clocking setion for more details http://www.xilinx.com/support/documentation/user_guides/ug388.pdf "User clocks determine the operating frequency of the User Interface ports. These clocks can be completely asynchronous to the system and calibration clocks. The Command and Data Path FIFOs handle the necessary clock domain transfer from the User Interface to the internal controller logic" Hope this helps Regards, Vanitha --------------------------------------------------------------------------------------------- Please do google search before posting, you may find relavant information. Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented View solution in original post |
|
|
|
嗨,
它们可以完全异步,请参考UG388时钟选项以获取更多详细信息 http://www.xilinx.com/support/documentation/user_guides/ug388.pdf “用户时钟确定用户接口端口的工作频率。这些时钟可以完全与系统和校准时钟异步。命令和数据路径FIFO处理从用户接口到内部控制器逻辑的必要时钟域传输” 希望这可以帮助 问候, Vanitha -------------------------------------------------- -------------------------------------------请在发布前进行谷歌搜索, 您可能会找到相关信息。请留下帖子 - “接受为解决方案”,如果提供的信息有用且回复,请给予赞誉 以上来自于谷歌翻译 以下为原文 Hi, They can be fully asynchronous, please refer UG388 clocking setion for more details http://www.xilinx.com/support/documentation/user_guides/ug388.pdf "User clocks determine the operating frequency of the User Interface ports. These clocks can be completely asynchronous to the system and calibration clocks. The Command and Data Path FIFOs handle the necessary clock domain transfer from the User Interface to the internal controller logic" Hope this helps Regards, Vanitha --------------------------------------------------------------------------------------------- Please do google search before posting, you may find relavant information. Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented |
|
|
|
只有小组成员才能发言,加入小组>>
2424 浏览 7 评论
2826 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3375 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2465 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1253浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
590浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
453浏览 1评论
2008浏览 0评论
732浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-25 23:32 , Processed in 1.859995 second(s), Total 80, Slave 64 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号