完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好,
在我们正在使用的安装了Virtex-6的主板上,我们正常生成.bit,从.bit创建.mcs文件,将.mcs写入闪存,并在通电时从闪存配置FPGA。 闪存具有多个FPGA映像的空间,当生成.bit时,能够读取嵌入在映像中的某种版本号/字符串非常有用。 理想情况下,版本号/字符串将从VHDL一直传送到.bit并转发到闪存中的.mcs。 有没有办法实现这个或类似的东西? 我们不想要的是必须将版本号/字符串“extra”写入.mcs旁边的flash中。 这是因为当.mcs被写入flash时,额外的值可能会出错,因为它必须在启动写入的命令行上单独输入。 非常感谢您的时间! 以上来自于谷歌翻译 以下为原文 Hi all, On the boards we are using that have a Virtex-6 mounted, we generate the .bit as normal, create a .mcs file from the .bit, write the .mcs to flash and the FPGA is configured from flash when power is applied. The flash has space for multiple FPGA images and it would be very useful to be able to read some sort of version number /string that is embedded in the image when the .bit is generated. Ideally, the version number/string would be carried forward from the VHDL all the way to the .bit and forward into the .mcs in flash. Is there any way to achieve this or something similar? What we don't want is to have to write the version number/string "extra" into the flash beside the .mcs. This is because when the .mcs is written to flash an extra value has the potential to be wrong since it would have to be entered separately on the command line that launches the write. Many thanks for your time! |
|
相关推荐
4个回答
|
|
S,
http://www.google.com/patents/US7519823 想法是在比特流中使用未使用的比特。 我们为它申请了专利,因此如果您使用我们的设备,您可以使用免版税许可证来使用所述威廉希尔官方网站 。 该专利不适用于非赛灵思制造的任何其他FPGA器件的许可。 Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 s, http://www.google.com/patents/US7519823 The idea is to use unused bits in the bitstream. We patented it, so if you are using our devices, you have a royalty free license to use the techniques described. The patent is not available for licensing for any other FPGA devices not manufactured by Xilinx. Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
这里有多种威廉希尔官方网站
和想法,具体取决于您的设计流程,使用的资源,“版本”如何更新/读取等。
这里有一些我方便的相关资源: http://www.xilinx.com/support/documentation/application_notes/xapp497_usr_access.pdf(使用USR_ACCESS进行比特流识别) http://forums.xilinx.com/t5/Synthesis/xst-s-equivalent-off-gcc-s-DATE-and-TIME-macro/m-p/107217 http://forums.xilinx.com/t5/Archived-ISE-issues/Is-there-a-way-to-code-ISE-vhdl-synthesis-date-revision-code/m-p/21830 http://forums.xilinx.com/t5/Synthesis/Insertion-of-versioning-info-into-VHDL-source/m-p/303723 http://www.fl-eng.com/free/legacy_microblaze_cores/Microblaze硬件版本跟踪核心 干杯, BT 以上来自于谷歌翻译 以下为原文 There are multiple techniques and ideas here, depending on your design flow, the resources used, how the "version" get updated/read, etc. here's a few related resources I had handy: http://www.xilinx.com/support/documentation/application_notes/xapp497_usr_access.pdf (Bitstream Identification with USR_ACCESS) http://forums.xilinx.com/t5/Synthesis/xst-s-equivalent-off-gcc-s-DATE-and-TIME-macro/m-p/107217 http://forums.xilinx.com/t5/Archived-ISE-issues/Is-there-a-way-to-code-ISE-vhdl-synthesis-date-revision-code/m-p/21830 http://forums.xilinx.com/t5/Synthesis/Insertion-of-versioning-info-into-VHDL-source/m-p/303723 http://www.fl-eng.com/free/legacy_microblaze_cores/ Microblaze Hardware Version Tracking Core Cheers, bt |
|
|
|
S,
大多数人使用二进制(十六进制)编辑器和diff(文件之间的差异)等工具来修改二进制文件。 但是,由于这一切都不受支持,因此手动执行此类操作通常是一个坏主意。 发现文件中的文件位置并不是那么难,但请记住,格式可能会在未来版本的工具中发生变化。 Austin Lesea主要工程师Xilinx San Jose 以上来自于谷歌翻译 以下为原文 s, Most people use a binary (hex) editor, and tools like diff (differences between files) to modify the binary files. But, since that is all unsupported, it is generally a bad idea to do things like that by hand. Discovering where in teh file items are located is not so tough, but remember that formats may change in a future version of the tools. Austin Lesea Principal Engineer Xilinx San Jose |
|
|
|
嗨奥斯汀,
我能够使用十六进制编辑器在.bit中找到用户访问寄存器没有问题,但我需要更多关于它在.mcs中的结果的信息。 是否有详细说明.mcs文件格式的链接或指定如何在.mcs文件中查找用户访问寄存器? 非常感谢! 以上来自于谷歌翻译 以下为原文 Hi Austin, I was able to find the user access register in the .bit no problem using a hex editor but I need more information on where it ends up in the .mcs. Is there a link that details the .mcs file format or specifies how to find the user access register in the .mcs file? Many thanks! |
|
|
|
只有小组成员才能发言,加入小组>>
2474 浏览 7 评论
2860 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2321 浏览 9 评论
3406 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2502 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
2172浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
645浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
506浏览 1评论
2054浏览 0评论
783浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-2-3 15:02 , Processed in 1.046918 second(s), Total 48, Slave 43 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号