完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
大家好,
在我的许可证列表中添加TEMAC许可证时出现问题。 由于我有ZCU102板,我有一年的vivado许可证。 现在我想添加免费评估TEMAC许可证,但是,当我加载Xilinx在VIVADO中发送给我的新许可证Xilinx.lic时,其他操作许可证将消失。 我所做的是将新Xilinx.lic中的新行添加到我当前的Xilinx.lic文件中。 有了这个我就能够实现。 但是,写比特流失败。 我已经重置并重新生成了IP输出产品,但仍无法正常工作。 你知道我怎么解决这个问题? 谢谢和最好的问候, baldrism 以上来自于谷歌翻译 以下为原文 Hello all, I have a problem when adding the TEMAC license in my license list. As I have the ZCU102 board, I have one-year license of vivado. Now I want to add the free evaluation TEMAC license, however, when I load the new license Xilinx.lic that xilinx sends me in the VIVADO the other operating license disappears. What I have done is to add the new lines from the new Xilinx.lic to my current Xilinx.lic file. With that I was able to do the Implementation. However, the Write Bitstream fails. I have already reset and regenerate the IP output products but still not working. Do you know how can I solve this problem? Thanks and best regards, baldrism |
|
相关推荐
3个回答
|
|
谢谢你的回复@ hemangd
我已经解决了这个问题。 在合并Xilinx.lic之后,必须完成重置和重新生成输出产品。之后,我在综合中发现了另一个问题,即无法找到项目中已有的XDC文件。 在论坛中搜索我找到了答案请求AR#70165,该解决方案解决了我的问题。 谢谢和最好的问候, baldrism 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Thank you for your reply @hemangd I have solved the problem. After merging the Xilinx.lic, a Reset and Re-generate Output Products must be done. After that, I found another problem in the Synthesis, that was not able to found a XDC file that was already in the project. Searching in forum I found the Answer Request AR# 70165, and that solution solved my problem. Thanks and best regards, baldrism View solution in original post |
|
|
|
嗨@ baldrism,
仔细检查已合并的许可证文件。 确保任何行之间没有空格。 还提供此许可证文件以进行评估。 问候, hemangd 以上来自于谷歌翻译 以下为原文 Hi @baldrism, Carefully check the license file which you have merged. Make sure there is no space in between any lines. Also provide this license file to evaluate. Regards, hemangd |
|
|
|
谢谢你的回复@ hemangd
我已经解决了这个问题。 在合并Xilinx.lic之后,必须完成重置和重新生成输出产品。之后,我在综合中发现了另一个问题,即无法找到项目中已有的XDC文件。 在论坛中搜索我找到了答案请求AR#70165,该解决方案解决了我的问题。 谢谢和最好的问候, baldrism 以上来自于谷歌翻译 以下为原文 Thank you for your reply @hemangd I have solved the problem. After merging the Xilinx.lic, a Reset and Re-generate Output Products must be done. After that, I found another problem in the Synthesis, that was not able to found a XDC file that was already in the project. Searching in forum I found the Answer Request AR# 70165, and that solution solved my problem. Thanks and best regards, baldrism |
|
|
|
只有小组成员才能发言,加入小组>>
2420 浏览 7 评论
2823 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2294 浏览 9 评论
3374 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2461 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1180浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
587浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
452浏览 1评论
2005浏览 0评论
731浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-24 00:36 , Processed in 1.438408 second(s), Total 81, Slave 65 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号