完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好。
我继承了FPGA(Spartan6lx150-3csg484)设计。 该设计是在Linux(Ubuntu)中使用ISE 14.7完成的。 它工作得很好。 我将它移植到Windows版本(也是ISE14.7)。 相同的设计,相同的约束文件,相同的一切。 窗口ISE工具没有生成任何错误消息,并且制作了FPGA。 但是,在放入硬件时,设计不起作用。 通过Linux工具进行的相同设计提供了功能完善的硬件。 我想知道是否有任何我应该小心的事情,因为在Linux与Windows之间的ISE14.7之间的差异可能会导致差异。 谢谢 以上来自于谷歌翻译 以下为原文 Hi. I have inherited a FPGA (Spartan6lx150-3csg484) design. The design was done with ISE 14.7 in Linux (Ubuntu). It works very well. I am to port it to windows version (also ISE14.7). The same design, the same constraint files, same everything. The window ISE tool did not generate any error messages and the FPGA was made. However, when putting in hardware, the design does not function. The same design going through the Linux tool gives perfectly functional hardware. I am wondering if there is anything I should be careful about as in the differences between ISE14.7 in Linux vs. Windows that may cause the differences. Thanks |
|
相关推荐
3个回答
|
|
你好@ peter3swi
您使用的是哪个Windows版本? 你也检查了Windows中设计的行为模拟吗? 问候 罗希特 RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi @peter3swi Which Windows version you are using? Also did you check the behavioral simulation of the design in Windows? Regards Rohit Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
谢谢你的回复。
Windows版本是7专业版,服务包1。 我知道没有行为差异,因为当我将时钟速度从100Mhz降低到60Mhz时,一切都有效,但数据吞吐量下降,这是目前不可接受的。 但是当速度为100Mhz时,根本没有任何作用,甚至基本的通信都没有。 如果有什么我可以尝试,请告诉我。 谢谢 以上来自于谷歌翻译 以下为原文 Thanks for the response. The windows version is 7 professional with service pack 1. I know there is no behavior differences because when I slowed the clock speed down from 100Mhz to 60Mhz everything worked with the exception that the data throughput dropped, which is not acceptable at the moment. But when the speed is 100Mhz then nothing works at all, not even the basic communication. Please let me know if there is anything I can try. Thanks |
|
|
|
听起来你可能在设计中有无约束或不正确约束的路径。
当您运行Place& Route时,由于初始放置种子,结果会有一些随机性。 这些可能因Linux而异,甚至在完全无关的更改后也可能在同一平台下。 减慢时钟的事实似乎有助于计时。 如果您有Linux运行的时序报告,则应将其与Windows运行进行比较。 我还建议在Post Place& Route定时生成中启用无约束路径的报告。 这可以显示完全缺少约束的路径。 您仍需要检查现有约束以确保它们与系统的实际运行参数相匹配。 另一件需要检查的是Linux和Windows机器之间的所有项目参数都是相同的。 如果您复制了.xise文件,则应该是这种情况。 - Gabor 以上来自于谷歌翻译 以下为原文 It sounds like you might have unconstrained or improperly constrained paths in the design. When you run Place&Route, there is a bit of randomness in the results due to initial placement seeds. These can vary from Linux to Windows, or even under the same platform after making totally unrelated changes. The fact that slowing down the clock helps seems to point to timing. If you have the timing report from the Linux run, you should compare it to the Windows run. I'd also suggest enabling the reporting of unconstrained paths in Post Place&Route timing generation. That could show you paths that are missing constraints entirely. You still need to go through the existing constraints to make sure they match the actual running parameters of your system. Another thing to check is that all of your project parameters are the same between the Linux and Windows machines. This should be the case if you copied the .xise file. -- Gabor |
|
|
|
只有小组成员才能发言,加入小组>>
2473 浏览 7 评论
2860 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2321 浏览 9 评论
3406 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2502 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
2150浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
644浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
503浏览 1评论
2053浏览 0评论
783浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-2-2 17:26 , Processed in 3.049502 second(s), Total 51, Slave 45 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号