完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
你好,
我最近开始使用planahead来处理在6系列设备上运行的一些传统设计。 确切地说,我使用synplify进行综合,然后使用planahead来实现。 我的问题是关于约束。 基本上我的planahead项目有两个源文件(至少),一个edif网表和一个UCF约束文件(都是由synplify生成的)。 虽然planahead运行良好并且似乎使用添加的UCF约束(跟踪报告显示与UCF内容匹配的周期要求,设计符合时间等),如果在实施之后,这都是在批处理模式下完成,我打开planahead项目文件( PPR),约束似乎丢失了。 例如,如果单击“编辑时序约束”,则不显示约束,如果单击“报告时钟交互”,则不显示任何信息,矩阵为空,项目摘要报告的频率与我的设计频率不符 ,它报告31MHz,而我的设计运行在150MHz(至少大部分)。 此外,如果我运行跟踪,它似乎从.twx文件打开以前生成的报告,如果我在运行它时更改了一些设置,它表示没有要显示的路径... 似乎planAhead不知道设计中的任何约束,即使实现运行有效地使用了这些约束,它们也会丢失......正如您所看到的,我的设计有效地将约束文件作为源: 我真的需要能够打开planahead项目,例如,运行更详细的跟踪报告,或查看gui中的时钟交互报告等。 怎么可能出错? 以上来自于谷歌翻译 以下为原文 Hello, I have recently started using planahead for some legacy designs running on 6-series devices. To be precise, I use synplify to synthesize and then planahead to implement. My question is about constraints. Basically my planahead project has two source files (at least), an edif netlist and a UCF constraints file (both generated by synplify). While planahead works well and seems to use the added UCF constraints (trace reports shows period requirements that match the UCF contents, the design meets timing, etc) if after implementing, which is all done in batch mode, I open the planahead project file (PPR), constraints seem to be lost. For example, if I click on "Edit timing constraints", no constraints are shown, if I click on "Report clock interaction" no information is shown, the matrix is empty, the project summary reports a frequency which does not match my designs frequency, it reports 31MHz, while my design runs at 150MHz (at least most of it). Also if I run trace, it seems to open the previously generated report from the It seems as though planAhead has no idea of any constraints in the design, even though the implementation run effectively used those constraints they somehow get lost... As you can see my design effectively has a constraints file as source: I really need to be able to open the planahead project and, for example, run a more detailed trace report, or view the clock interaction report in the gui, etc. What could be going wrong? |
|
相关推荐
3个回答
|
|
谢谢你回复htsvn,
我发现问题是我使用错误的命令将ucf文件添加到planahead,我将其更改为read_ucf,现在它可以正常工作。 当我的命令出错时,ngdbuild仍在拿起文件... 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Thanks for the reply htsvn, I found out the problem was that I was adding the ucf file to planahead using the wrong command, I changed it to read_ucf and now it works. Back when I had the command wrong, ngdbuild was still picking up the file though... View solution in original post |
|
|
|
喜
要检查的一件事是确保ngdbuild正在拾取您正在使用的UCF。 你可以查看翻译日志。 --hs -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用,请回答“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- --------------------- 以上来自于谷歌翻译 以下为原文 hi, one thing to check would be is to make sure that the ngdbuild is picking up the UCF that you are using. you can check the translate log. --hs ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
谢谢你回复htsvn,
我发现问题是我使用错误的命令将ucf文件添加到planahead,我将其更改为read_ucf,现在它可以正常工作。 当我的命令出错时,ngdbuild仍在拿起文件... 以上来自于谷歌翻译 以下为原文 Thanks for the reply htsvn, I found out the problem was that I was adding the ucf file to planahead using the wrong command, I changed it to read_ucf and now it works. Back when I had the command wrong, ngdbuild was still picking up the file though... |
|
|
|
只有小组成员才能发言,加入小组>>
2369 浏览 7 评论
2785 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2253 浏览 9 评论
3328 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2419 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
740浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
529浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
342浏览 1评论
746浏览 0评论
1947浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-13 09:56 , Processed in 1.315817 second(s), Total 81, Slave 65 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号