完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
您好,我是vivado软件的新手,我对Xilinx ISE很熟悉,但我不知道如何查看路径和路由仿真波形以及路径和路径使用情况报告。任何人都可以帮助我,并且可以提供给我
如何进行邮路和路线模拟的详细程序.Regards,Reddy 以上来自于谷歌翻译 以下为原文 Hello , I'm new to vivado software and I'm familiar with Xilinx ISE , but I do not know how to see the post and route simulation waveforms and also the post and route utilisation report. Can anyone help me out and could provide me a detailed procedure of how to do post and route simulation . Regards , Reddy |
|
相关推荐
2个回答
|
|
嗨@ sgankidi,
在Vivado中单击“运行模拟”,然后选择要运行的模拟类型,如下所示: 如果您在项目模式下运行,则应在project_name.runs - > impl_1文件夹中找到利用率报告文件。 该文件的名称是_utilization_placed.rpt。 有关更多信息,请参阅Vivado Migration用户指南中的“了解报告差异”主题。 https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug911-vivado-migration.pdf 希望所提供的信息会有所帮助。 谢谢& 问候, Sravanthi B -------------------------------------------------- ------------------------------------------请注意 - 请将答案标记为 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢 - -------------------------------------------------- ------------------ 以上来自于谷歌翻译 以下为原文 Hi @sgankidi, In Vivado click Run Simulation, and select the type of simulation you want to run, as shown below : If you are running in project mode, you should find the utilization report file in project_name.runs --> impl_1 folder. The name of the file is _utilization_placed.rpt . For more information please go through "Understanding Reporting Differences" topic in Vivado Migration user guide. https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug911-vivado-migration.pdf Hope the information provided will be helpful. Thanks & Regards, Sravanthi B -------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
你好@ sgankidi
这有帮助吗? 问候, Sravanthi B -------------------------------------------------- ------------------------------------------请注意 - 请将答案标记为 如果提供的信息有用,请“接受为解决方案”。给予您认为有用并回复导向的帖子。感谢 - -------------------------------------------------- ------------------ 以上来自于谷歌翻译 以下为原文 Hi @sgankidi Did that helped? Regards,Sravanthi B-------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. --------------------------------------------------------------------------------------------- |
|
|
|
只有小组成员才能发言,加入小组>>
2363 浏览 7 评论
2782 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2248 浏览 9 评论
3326 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2414 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
735浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
525浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
338浏览 1评论
743浏览 0评论
1941浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-10 18:07 , Processed in 1.026442 second(s), Total 46, Slave 41 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号