完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
扫一扫,分享给好友
大家好,我希望有人可以帮我解决我面临的问题。
我正在使用PBLOCK来约束我设计的一部分。 我只想将用户定义的单元格(对于特定的pblock)放在其中。 其他一切都放在外面。 有人能告诉我怎么做吗? 即,我的设计有Top / A和Top / B. 我在Pblock A中创建了一个Pblock A放置A的所有单元格。然而,放置器最终从Pblock A内部的顶部/ B放置一些单元格。我想要将来自Top / B的所有单元格放置在Pblock A之外。是否存在 Tcl命令/选项这样做? ThanksVenkat 以上来自于谷歌翻译 以下为原文 Hello Everybody, I was hoping someone could help me solve an issue I am facing. I am using PBLOCK to constraint a part of my design. I want ONLY the user defined cells (for the particular pblock) be placed inside it. Everything else be placed outside. Could someone tell me how to do it? i.e., my design has Top/A and Top/B. I create a Pblock A place all the cells of A inside Pblock A. However, the placer ends up placing some cells from top/B inside the Pblock A. I want all cells from Top/B be placed outside Pblock A. is there a Tcl Command/option to do this? Thanks Venkat |
|
相关推荐
6个回答
|
|
你好@ venkat_vs2k2
您可以在pblock上设置EXCLUDE_PLACEMENT属性,告诉工具不要在pblock中放置其他逻辑。 请参阅https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug912-vivado-properties.pdf的第193页 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi @venkat_vs2k2 You can set EXCLUDE_PLACEMENT property on the pblock to tell the tool not to place other logic inside the pblock. Refer to page-193 of https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug912-vivado-properties.pdf Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)View solution in original post |
|
|
|
你好@ venkat_vs2k2
尝试使用add_cells_to_pblocks命令。 有关更多信息,请参阅以下链接,第50页: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug835-vivado-tcl-commands.pdf 希望这可以帮助。 问候 罗希特 -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用,请回答“接受为解决方案”。 将Kudos发送给您认为有用且回复的帖子.------------------------------------ -------------------------------------------------- -------- RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi @venkat_vs2k2 Try with add_cells_to_pblocks command. For more information refer the below link, page 50: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug835-vivado-tcl-commands.pdf Hope this helps. Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
嗨罗希特(@thakurr)
感谢您的快速回复。 我确实尝试过使用它。 所以这是我创建和添加单元格的命令。 create_pblock pb_wrapperadd_cells_to_pblock pb_wrapper [get_cells -hierarchical -filter {NAME =〜* wrapper / RED_MACRO_RCM_MMI64 / RED_MACRO_RCM_MMI64_inst / u_mmi64_router / u_mmi64_router_core / G_ROUTER *&& PRIMITIVE_GROUP == FLOP_LATCH}] resize_pblock pb_wrapper -add SLICE_X56Y143:SLICE_X129Y204 -remove SLICE_X89Y173:SLICE_X95Y188 所以会发生的是,它将所有上述单元格添加到pblock中,并且在后置设计中,我还在pblock中看到其他单元格(来自与上述规则不匹配的模块)。 反正有没有告诉占位符我只想将匹配我的-filtercondition的单元格放在pblock内部,你可以将其他所有内容放在外面吗? 谢谢 Venkat 以上来自于谷歌翻译 以下为原文 Hi Rohit ( @thakurr) Thanks for the quick reply. I did try using it . So here is my command for creating and adding cells to it. create_pblock pb_wrapper add_cells_to_pblock pb_wrapper [get_cells -hierarchical -filter {NAME =~ *wrapper/RED_MACRO_RCM_MMI64/RED_MACRO_RCM_MMI64_inst/u_mmi64_router/u_mmi64_router_core/G_ROUTER* && PRIMITIVE_GROUP == FLOP_LATCH}] resize_pblock pb_wrapper -add SLICE_X56Y143:SLICE_X129Y204 -remove SLICE_X89Y173:SLICE_X95Y188 So what happens is that, it adds all the above cells to the pblock , and in the post placed design, I also see other cells (from modules that do not match the above rule) inside the pblock. Is there anyway to tell the placer that I want ONLY the cells that match my -filter condition to be placed INSIDE the pblock, and you can place everything else outside ? Thanks Venkat |
|
|
|
你好@ venkat_vs2k2
我不确定为什么会发生这种情况,但是如果你想从你的pblock中获取特定的单元格,那么你可以使用remove_cells_from_pblock命令。 请注意,放置的单元格不会被放置,因为它们是从Pblock中删除的。 有关此语法和信息,请参阅以下链接,第1058页: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug835-vivado-tcl-commands.pdf 问候 罗希特 -------------------------------------------------- --------------------------------------------请注意 - 请注明 如果提供的信息有用,请回答“接受为解决方案”。 将Kudos发送给您认为有用且回复的帖子.------------------------------------ -------------------------------------------------- -------- RegardsRohit ------------------------------------------------- ---------------------------------------------请注意 - 请注明 答案为“接受为解决方案”,如果提供的信息是有帮助的。给予您认为有用并回复导向的帖子。感谢K-- -------------------------------------------------- ---------------------- 以上来自于谷歌翻译 以下为原文 Hi @venkat_vs2k2 I am not sure why it is happening but if you want that specific cell out of your pblock then you can go with remove_cells_from_pblock command. Please note that cells that have been placed will not be unplaced as they are removed from a Pblock. Refer the below link,page 1058 for syntax and information on this: https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug835-vivado-tcl-commands.pdf Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- Regards Rohit ---------------------------------------------------------------------------------------------- Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented. ---------------------------------------------------------------------------------------------- |
|
|
|
你好@ venkat_vs2k2
您可以在pblock上设置EXCLUDE_PLACEMENT属性,告诉工具不要在pblock中放置其他逻辑。 请参阅https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug912-vivado-properties.pdf的第193页 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi @venkat_vs2k2 You can set EXCLUDE_PLACEMENT property on the pblock to tell the tool not to place other logic inside the pblock. Refer to page-193 of https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug912-vivado-properties.pdf Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
|
|
|
|
只有小组成员才能发言,加入小组>>
2429 浏览 7 评论
2831 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2298 浏览 9 评论
3378 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2468 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1371浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
596浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
460浏览 1评论
2013浏览 0评论
738浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-12-29 08:46 , Processed in 1.373567 second(s), Total 88, Slave 72 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号