完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我使用的是vivado 2014.2,我的主板是AC701。
我正在使用一个设计,其中trimode以太网mac示例设计是一个子模块。 实施设计时我得到错误 [Place 30-62]已发现IODELAY元素与IODELAY_GROUP'tri_mode_ethernet_mac_iodelay_grp'相关联,但没有与此IODELAY_GROUP关联的IDELAYCTRL。 单独的示例设计运行良好但是当用作子模块实现时会产生此错误。 任何帮助? 以上来自于谷歌翻译 以下为原文 i am using vivado 2014.2 and my board is AC701. i am using a design in which trimode ethernet mac example design is a sub module. while implementing design i get error [Place 30-62] IODELAY elements have been found to be associated with IODELAY_GROUP 'tri_mode_ethernet_mac_iodelay_grp', but there is no IDELAYCTRL associated with this IODELAY_GROUP. example design alone runs good but when used as a sub module implementation gives this error. any help? |
|
相关推荐
6个回答
|
|
嗨,
我怀疑你可能选择了“在示例设计中包含共享逻辑”。 如果是这种情况,则需要在顶级设计中手动实例化IDELAYCTRL。 否则,将核心中的设置更改为“在核心中包含共享逻辑”并重新生成核心。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 在原帖中查看解决方案 以上来自于谷歌翻译 以下为原文 Hi, I suspect you might have selected "include shared logic in example design". If this is the case, you need to instantiate IDELAYCTRL manually in your top level design. Else change the setting in core to " include shared logic in core" and regenerate the core. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left)View solution in original post |
|
|
|
嗨,
我怀疑你可能选择了“在示例设计中包含共享逻辑”。 如果是这种情况,则需要在顶级设计中手动实例化IDELAYCTRL。 否则,将核心中的设置更改为“在核心中包含共享逻辑”并重新生成核心。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, I suspect you might have selected "include shared logic in example design". If this is the case, you need to instantiate IDELAYCTRL manually in your top level design. Else change the setting in core to " include shared logic in core" and regenerate the core. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
您能否在顶级设计中手动实例化IDELAYCTRL?
以上来自于谷歌翻译 以下为原文 Can you give some guidance in instantiating IDELAYCTRL manually in top level design? |
|
|
|
嗨,请查看此文档以获取实例化模板.http://www.cs.indiana.edu/hmg/le/project-home/xilinx/ise_13.2/ISE_DS/ISE/doc/usenglish/isehelp/7series/libs_le_idelayctrl.htm
谢谢,维杰----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 Hi, Check this document for instantiation templates. http://www.cs.indiana.edu/hmg/le/project-home/xilinx/ise_13.2/ISE_DS/ISE/doc/usenglish/isehelp/7series/libs_le_idelayctrl.htmThanks,Vijay -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
嗨,
您可以检查示例设计,并查看IDELAYCTRL如何在该设计中实例化。 您可以为您的设计做同样的事情。 有关IDELAYCTRL实例化的详细信息,请参阅http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/7series_hdl.pdf的第165页。 谢谢, 迪皮卡。 谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi, You can check the example design and see how the IDELAYCTRL is instantiated in that design. You can do the same for your design. For can refer to page-165 of http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/7series_hdl.pdf for details on IDELAYCTRL instantiation. Thanks, Deepika. Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
嗨@ a4speaker如果这个问题得到解决,请通过标记答案请主题。谢谢,Deepika。
谢谢,迪皮卡.---------------------------------------------- ---------------------------------------------- Google之前的问题 张贴。 如果某人的帖子回答了您的问题,请将帖子标记为“接受为解决方案”。 如果你看到一个特别好的和信息丰富的帖子,考虑给它Kudos(左边的明星) 以上来自于谷歌翻译 以下为原文 Hi @a4speaker If this issue is resolved, please the thread by marking answer. Thanks, Deepika.Thanks, Deepika. -------------------------------------------------------------------------------------------- Google your question before posting. If someone's post answers your question, mark the post as answer with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left) |
|
|
|
只有小组成员才能发言,加入小组>>
2463 浏览 7 评论
2853 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2315 浏览 9 评论
3399 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2496 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
2014浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
639浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
495浏览 1评论
2043浏览 0评论
769浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-1-26 15:24 , Processed in 1.292167 second(s), Total 55, Slave 49 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号