完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
嗨,大家好,
我正在运行smartxplorer ona设计,以获得满足Virtex 6 FPGA时序约束的实现,我看到一些非常奇怪的东西。 对于其中一个策略,我得到一个“ - 0.440”WorstCaseSlack,但时间分数为零。 由于时间分数为零,Smartxplorer选择此策略是最佳策略。 当我检查Post PAR timing Report时,没有违反约束,但设计摘要[包含所有综合信息的表]显示我有一个失败的约束。 我附上了一张显示smartxplorer结果的图片。 有人可以解释为什么会这样吗? 谢谢, 阿米尔 以上来自于谷歌翻译 以下为原文 Hi everyone, I'm running smartxplorer on a design to get an implementation that meets timing constraints on a Virtex 6 FPGA and I see something very odd. For one of the strategies, I get a " - 0.440 " WorstCaseSlack but the timing score is zero. Smartxplorer picks this strategy as the best strategy since the timing score is zero. When I check the Post PAR Timing Report, there is no constraint violation, but the design summary [the table with all the synthesis info] shows that i have one failing constraint. I have attached a picture showing the result of smartxplorer. Can someone explain why this is happening? Thanks, Amir |
|
相关推荐
9个回答
|
|
SmartXplorer使用最终度假村的时间报告,因此如果时间报告另有说明,它会报告没有时间分数,这很奇怪。
检查.par和.twr文件以比较时序数。 PAR / TRCE时序分数不匹配可能由于时间错误或因为-to开关用于传递更改分数的选项而发生。 如果您遇到该错误,我建议您打开一个Webcase来调查问题。 以上来自于谷歌翻译 以下为原文 SmartXplorer uses the timing report for the final resorts so it's odd that it would report no timing score if the timing report says otherwise. Check your .par and .twr files to compare the timing numbers. PAR/TRCE timing score mismatches can happen either due to a timing bug or because the -to switch was used to pass options that change the score. If you are encountering the bug I suggest you open a webcase to have the issue investigated. |
|
|
|
我看到ML-605板上的设计具有相同的行为 - 时序分数0,但是由WorseCaseSlace(4.096 ns中的周期约束)指示的明显的定时误差。
我将提交一个Web Case。 以上来自于谷歌翻译 以下为原文 I see the same behavior for a design on the ML-605 board-- Timing Score 0, but an obvious timing error as indicated by WorseCaseSlace (the period constraint in 4.096 ns). I'll submit a Web Case. |
|
|
|
比较结果目录中的.par和.twr文件。
.par文件是否显示零时间分数,而.twr是否为非零分数? 是否使用了trce选项来解释这种差异? 如果是这样,那就是用户问题。 如果没有,应打开一个webcase来调查par和trce之间的时间差异。 以上来自于谷歌翻译 以下为原文 Compare the .par and .twr files in the results directory. Does the .par file show a zero timing score and the .twr a non-zero score? Was a trce option used that accounts for that difference? If so, that is a user issue. If not, a webcase should be opened to investigate the timing discrepency between par and trce. |
|
|
|
你好robincoxe_chc,
你提交了一个webcase吗? 我很想知道这个状态。 -------------------------------------------------- -----------------------不要忘记回答,kudo,并接受为解决方案.------------- -------------------------------------------------- ---------- 以上来自于谷歌翻译 以下为原文 Hi robincoxe_chc, Did you file a webcase? I'd be interested to know the status. ------------------------------------------------------------------------- Don't forget to reply, kudo, and accept as solution. ------------------------------------------------------------------------- |
|
|
|
交叉检查你的'翻译'选项中选择的速度等级和你的'Smartxlplorer'开关中的-to“-s x”选项。
此速度等级不匹配可能导致您的Smartxlorer结果出现负时间松弛和零时序分数。 (由于这种不匹配,另一种可能的情况是积极的松弛和非零的时间分数)。 以上来自于谷歌翻译 以下为原文 cross check the speed grade chosen in ur 'Translate' option and -to " -s x" option in ur 'Smartxlplorer' switch. This speed grade mismatch could lead to negative timing slack and zero timing score in ur Smartxlorer result. (Because of this mismatch another possible situation is positive slack and non-zero timing score). |
|
|
|
你好!
我和ISS 14.7以及我的Spartan 6LX75-3设备有完全相同的问题。 除了构建一个全新的项目然后尝试运行智能浏览器之外,任何人都可以解决这个问题吗? 当一个人不是智能探索者在后台运行并且在满足时间时停止时,这是非常令人不安的。 (现在它在第一次完全运行后停止,即使松弛是负的,因为时间分数为零) 谢谢, 乔纳斯 以上来自于谷歌翻译 以下为原文 Hello! I've got the exact same problem with ISE 14.7 together with my Spartan 6LX75 - 3 device. Anyone got any solution to this other than building a completely new projekt and then trying to run smart explorer? It is very disturbing when one wan't the smartexplorer to run in background and stop whenever the timing is met. (Now it stops after first complete run even if the slack is negative because the timing score says zero) Thanks, Jonas |
|
|
|
嗨乔纳斯,
你有没有尝试过提到的建议? (正确的speedgrade,比较TWR和PAR,......) 您可以选择“运行所有策略/迭代(甚至在满足时间后)”选项作为继续的解决方法: 最好的祝福, 德赖斯 -------------------------------------------------- -------------------------------------------------- ----------------如果提供的信息有用,请将答案标记为“接受为解决方案”。给予您认为有用的帖子并通过点击星标回复导向 在帖子旁边。 以上来自于谷歌翻译 以下为原文 Hi Jonas, Have you tried the suggestions mentioned? (correct speedgrade, compare TWR with PAR, ...) You could select the option "run all strategies/iterations (even after timing met) as a workaround to continue: Best regards, Dries -------------------------------------------------------------------------------------------------------------------- Please mark the Answer as "Accept as solution" if the information provided is helpful. Give Kudos to a post which you think is helpful and reply oriented by clicking the star next to the post. |
|
|
|
你好!
谢谢您的帮助。 我发现smartexplorer和translate中的两个速度等级是相同和正确的。 当我比较TWR和PAR文件时,我发现当出现错误情况时(负松弛+零时序分数),PAR文件显示定时错误但TWR文件没有显示错误,尽管TWR报告中显示的最小时间段高于 要求设计满足时间要求。 感谢解决方法的建议,我经常使用它,但唯一的问题是,当smartexplorer开始迭代成本表时,它开始迭代,第一次运行的设置完成,而不是最好的运行。 因为即使松弛是负的,要完成的第一次运行总是显示零时间分数。 当然我可以(我现在正在做)查看哪个运行提供了最佳的初始条件,然后切换到该设置并再次运行smartexplorer并仅迭代成本表。 但是,让它按照它应该的方式工作会很好。 谢谢, 乔纳斯 以上来自于谷歌翻译 以下为原文 Hello! Thanks for the help. I found that both speed grades in smartexplorer and translate are the same and correct. When I compare the TWR and PAR file I find that when an erroneous situation occurs (negative slack + zero timing score) the PAR file shows timing errors but the TWR file shows no errors although the minimum period shown in the TWR report is higher than the requirement for the design to meet timing. Thanks for the workaround suggestion, I use this frequently but the only issue with this is that when the smartexplorer starts to iterate cost tables it starts the iteration with the settings from the first run to be completed, not the best run. Because the first run to be completed always shows a zero timing score even if the slack is negative. Of course I could (and I'm doing it right now) see which run gives the best initial condiditions and then switch to that setting and run the smartexplorer again and iterate only the cost table. But it would be nice to get this working the way it should, though. Thanks, Jonas |
|
|
|
发现当我从“设计目标和策略”应用“重置项目到默认值”选项并从头开始构建我的自定义选项时,问题都没有消失。
- 乔纳斯 以上来自于谷歌翻译 以下为原文 Found out that when I apply the "Reset project to defaults" option from "Design Goals and Strategies" and build my custom options from the beginning, the problems all wen't away. -- Jonas |
|
|
|
只有小组成员才能发言,加入小组>>
2370 浏览 7 评论
2786 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2255 浏览 9 评论
3330 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2420 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
743浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
531浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
344浏览 1评论
747浏览 0评论
1948浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2024-11-14 13:05 , Processed in 1.456648 second(s), Total 93, Slave 77 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号