完善资料让更多小伙伴认识你,还能领取20积分哦, 立即完善>
我已经使用XPS对我所做的IP进行了高级测试。
,在BSB项目中首次插入DDR3 Xilinx IP时,单击“导出设计”,当我升级Syn时,出现类似如下的PaR,错误消息。 ,,它继续没有特别改变的部分,为什么以下消息:你出来了吗? 错误信息 ================== 错误:包装:2811 - 定向包装无法遵守用户设计约束(LOC = R7),这要求将下面列出的符号组合打包到单个IOB组件中。 定向包是不可能的,因为:不止一个垫符号。 涉及的符号是:PAD符号“MCB_DDR3_zio”(填充信号= MCB_DDR3_zio)TBUF符号“MCB_DDR3 / MCB_DDR3 / mcb_ui_top_0 / mcb_raw_wrapper_inst / gen_term_calib.mcb_soft_ calibration_top_inst / gen_zio.IOBUF_ZIO / OBUFT”(控制信号= MCB_DDR3 / MCB_DDR3 / mcb_ui_top_0 / mcb_raw_wrapper_inst / gen_term_calib.mcb_soft_c alibration_top_inst / ZIO_TOUT)BUF符号 “MCB_DDR3 / MCB_DDR3 / mcb_ui_top_0 / mcb_raw_wrapper_inst / gen_term_calib.mcb_soft_ calibration_top_inst / gen_zio.IOBUF_ZIO / IBUF”(输出信号= MCB_DDR3 / MCB_DDR3 / mcb_ui_top_0 / mcb_raw_wrapper_inst / gen_term_calib.mcb_soft_c alibration_top_inst / ZIO_IN)PAD符号 “MCB_DDR3_dram_ras_n”(填充信号= MCB_DDR3_dram_ras_n) ================== 另外,我正在尝试连接到我制作的IP的嵌入式(Microblaze)系统。 要通过XPS使用用户IP,还是只能通过“创建IP”申请? ,,当通过“创建IP”I连接时,它是写一个IPIC,但我想在没有写入IPIC的情况下使用PLB接口和AXI给Direct。 ,,它可以告诉它该怎么办? 我希望你能理解我不擅长英语。 谢谢 以上来自于谷歌翻译 以下为原文 I have advanced test the IP that I have made using the XPS. ,Click the " Export Design " as soon as you Insert the DDR3 Xilinx IP for the first time in BSB project, When I promoted Syn, the PaR, Error message similar to the following appears . ,, It proceeded without the part was changed in particular, why the following message: Are you coming out ? Error Message ================== ERROR:Pack:2811 - Directed packing was unable to obey the user design constraints (LOC=R7) which requires the combination of the symbols listed below to be packed into a single IOB component. The directed pack was not possible because: More than one pad symbol. The symbols involved are: PAD symbol "MCB_DDR3_zio" (Pad Signal = MCB_DDR3_zio) TBUF symbol "MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_ calibration_top_inst/gen_zio.IOBUF_ZIO/OBUFT" (Control Signal = MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_c alibration_top_inst/ZIO_TOUT) BUF symbol "MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_ calibration_top_inst/gen_zio.IOBUF_ZIO/IBUF" (Output Signal = MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_c alibration_top_inst/ZIO_IN) PAD symbol "MCB_DDR3_dram_ras_n" (Pad Signal = MCB_DDR3_dram_ras_n) ================== In addition , I'm trying to connect to the Embedded (Microblaze) System the IP I made . To use the IP of User by XPS, or will be able to apply only through the " Create IP " ? ,, When connecting through the "Create IP " I , and it is to write a IPIC , but I want to give to the Direct using the PLB Interface and AXI without writing IPIC. ,, It can be given to tell it how to do ? I would like you to understand me not good at English. Thx |
|
相关推荐
1个回答
|
|
要解决此问题,请修改生成的UCF以将系统控制引脚移动到不冲突的IO。
您还可以尝试使用最新版本迁移设计 谢谢和RegardsBalkrishan ----------------------------------------------- ---------------------------------------------请将帖子标记为 一个答案“接受为解决方案”,以防它有助于解决您的查询。如果一个帖子引导到解决方案,请给予赞誉。 以上来自于谷歌翻译 以下为原文 To work around this issue, modify the generated UCF to move the system control pins to non-conflicting IOs. You can also try migrating the design with latest version Thanks and Regards Balkrishan -------------------------------------------------------------------------------------------- Please mark the post as an answer "Accept as solution" in case it helped resolve your query. Give kudos in case a post in case it guided to the solution. |
|
|
|
只有小组成员才能发言,加入小组>>
2446 浏览 7 评论
2845 浏览 4 评论
Spartan 3-AN时钟和VHDL让ISE合成时出现错误该怎么办?
2308 浏览 9 评论
3390 浏览 0 评论
如何在RTL或xilinx spartan fpga的约束文件中插入1.56ns延迟缓冲区?
2485 浏览 15 评论
有输入,但是LVDS_25的FPGA内部接收不到数据,为什么?
1739浏览 1评论
请问vc707的电源线是如何连接的,我这边可能出现了缺失元件的情况导致无法供电
620浏览 1评论
求一块XILINX开发板KC705,VC707,KC105和KCU1500
483浏览 1评论
2036浏览 0评论
760浏览 0评论
小黑屋| 手机版| Archiver| 电子发烧友 ( 湘ICP备2023018690号 )
GMT+8, 2025-1-11 17:23 , Processed in 1.450276 second(s), Total 77, Slave 61 queries .
Powered by 电子发烧友网
© 2015 bbs.elecfans.com
关注我们的微信
下载发烧友APP
电子发烧友观察
版权所有 © 湖南华秋数字科技有限公司
电子发烧友 (电路图) 湘公网安备 43011202000918 号 电信与信息服务业务经营许可证:合字B2-20210191 工商网监 湘ICP备2023018690号